1 2

1

2

3

4

1

2

3

1

2

1

2

1

2

1 2

WHAT IS CLAIMED IS:

- 1. A double-ended concurrent shared object organized as a dynamically sized 2 bi-directional referencing chain of nodes, the double-ended concurrent shared object 3 employing distinguishing values to indicate spare nodes thereof and supporting 4 concurrent non-interfering opposing-end accesses for states of two or more values.
 - 2. The double-ended concurrent shared object of claim 1, wherein the concurrent non-interfering opposing-end accesses include pop-type accesses.
 - 3. The double-ended concurrent shared object of claim 1, wherein the concurrent opposing-end accesses are push- and pop-type accesses, respectively, and wherein the push- and pop-type accesses are non-interfering for states of one or more values.
 - 4. The double-ended concurrent shared object of claim 1, wherein the concurrent opposing-end accesses are push-type accesses, and wherein the push-type accesses are non-interfering for all states.
 - 5. The double-ended concurrent shared object of claim 1, further supporting at least one spare node maintenance operation.
 - 6. The double-ended concurrent shared object of claim 1, wherein the distinguishing values include opposing-end and terminal node variants thereof.
 - 7. The double-ended concurrent shared object of claim 6, wherein the distinguishing values further include opposing-end terminal node variants.
 - 8. The double-ended concurrent shared object of claim 6, wherein the distinguishing values further include at least one dead node marker variant.
- 9. The double-ended concurrent shared object of claim 1, embodied as a doubly-linked list of nodes allocated from a shared memory of a multiprocessor and access operations executable by processors thereof.

1	10. The double-ended concurrent shared object of claim 1, embodied as a
2	computer program product encoded in media, the computer program product defining
3 ·	a data structure instantiable in shared memory of a multiprocessor and instructions
4	executable thereby implementing access operations.

- 11. The double-ended concurrent shared object of claim 10, wherein the data structure includes a double-ended queue; and wherein the access operations include opposing-end variants of push and pop operations.
- 12. The double-ended concurrent shared object of claim 1, embodied as a doubly-linked list of nodes allocated from a memory of a processor and access operations executable thereby.
- 13. The double-ended concurrent shared object of claim 1, embodied as a computer program product encoded in media, the computer program product defining a data structure instantiable in memory of a processor and instructions executable thereby implementing access operations.
 - 14. The double-ended concurrent shared object of claim 1, wherein each of the nodes that are severed from the referencing chain are explicitly reclaimed by a respective process that destroys a last pointer thereto.
 - 15. The double-ended concurrent shared object of claim 1, wherein those of the nodes that are severed from the referencing chain are reclaimed by an automatic storage reclamation facility of an execution environment.
- 16. A method of facilitating concurrent programming using a dynamically-sized, linked-list representation of a double ended queue (deque), the method comprising:

4	encoding the deque using a subset of nodes of the linked-list, the linked-list
5	including spare nodes at either or both ends of the deque;
6	defining opposing-end variants of push and pop access operations on the
7	deque; and
8	defining opposing-end variants of at least one spare node maintenance
9	operation,
10	wherein execution of any of the access and spare node maintenance operations
11	is linearizable and non-blocking with respect to any other execution of
12	the access and spare node maintenance operations.
1	17. The method of claim 16, further comprising:
2	employing left and right sentinel nodes of the linked-list to delimit the deque,
3	wherein the left and right sentinel nodes and any spare nodes beyond a
4	respective sentinel node encode a distinguishing value in a value field
5	thereof.
. 1	18. The method of claim 17, further comprising:
2	employing opposing-end and terminal node variants of the distinguishing
3	value.
1	19. The method of claim 18, further comprising:
2	employing opposing-end terminal node variants of the distinguishing value.
1	20. The method of claim 18, further comprising:
2	employing at least one dead node marker variant of the distinguishing value.
1	21. The method of claim 16,
2	wherein each of the access operations includes a synchronization operation
3	targeting both a respective sentinel node and a value of a
4	corresponding node, thereby ensuring linearizable and non-blocking
5	execution with respect to any other execution of an access operation.
1	22. The method of claim 16,

2	wherein each of the spare node maintenance operations includes a
3	synchronization operation targeting both a respective target node and a
4	value of a corresponding node, thereby ensuring linearizable and non-
5	blocking execution with respect to any other execution of an access or
6	spare node maintenance operation.
1	23. The method of claim 16,
2	wherein each of the pop access operations includes a single synchronization
3	operation per uncontended execution path thereof.
1	24. The method of claim 16,
.2	wherein, if a suitable spare node is available, each of the push access
3	operations includes a single synchronization operation per
4	uncontended execution path thereof.
1	25. The method of claim 16,
2	wherein overhead associated with execution of each of the spare node
3	maintenance operations is amortizable over multiple executions of the
4	access operations that target a particular maintained node.
1	26. The method of claim 16,
2	wherein the at least one spare node maintenance operation is an add-type
3	maintenance operation and includes a single synchronization operation
4	per uncontended execution path thereof.
1	27. The method of claim 26,
2	wherein the at least one spare node maintenance operation further includes a
3	remove-type maintenance operation that employs a dead node
4	distinguishing value encoding to facilitate at least detection of a spur
5	condition.
1	28. The method of claim 21,
2	wherein for at least some of the access operations, the synchronization
3	operation is a Double Compare And Swap (DCAS) operation.

1	29. The method of claim 21,
2	wherein for at least some of the access operations, the synchronization
3	operation is an N-way Compare And Swap (NCAS) operation.
1	30. The method of claim 21,
2	wherein for at least some of the access operations, the synchronization
3	operation employs transactional memory.
1	31. The method of claim 16,
2	wherein the at least one spare node maintenance operation includes opposing-
3	end variants of both add-type and remove-type operations.
1	32. A concurrent double ended queue (deque) representation encoded in one
2	or more computer readable media, the deque representation comprising:
3	a doubly-linked list of nodes, including an interior subset thereof encoding the
4	deque, left and right sentinel ones immediately adjacent to the interior
5	subset, and one or more spare nodes beyond each of the left and right
6	sentinel nodes;
7	push and pop access operations executable to access each of opposing ends of
8	the deque; and
9	spare node maintenance operations executable to control numbers of the spare
10	nodes beyond the left and right sentinel nodes,
11	wherein execution of any of the access and spare node maintenance operations
12	is linearizable and non-blocking with respect to any other execution of
13	the access and spare node maintenance operations.
1	33. The deque representation of claim 32, further comprising:
2	separate left sentinel and right sentinel identifier storage; and
3	separate value storage associated with each of the nodes of the list, wherein a
4	distinguishing value encoded therein is distinguishable from a literal or
5	pointer value,
6	wherein each of the access operations employs a synchronization operation to
7	ensure linearizable modification of corresponding sentinel identifier

8	storage and value storage, despite concurrent execution of conflicting
9	ones of the access operations.
1	34. The deque representation of claim 33, wherein the distinguishing value
2	includes three variants thereof, respectively indicative of:
3	a terminal node;
4	a non-terminal left spare or sentinel node; and
5	a non-terminal right spare or sentinel node.
1	35. The deque representation of claim 33, wherein the distinguishing value
2	includes four variants thereof, respectively indicative of:
3	a left terminal node;
4	a right terminal node;
5	a non-terminal left spare or sentinel node; and
6	a non-terminal right spare or sentinel node.
1	36. The deque representation of claim 33, wherein the distinguishing value
2	includes at least five variants thereof, respectively indicative of:
3	a left terminal node;
4	a right terminal node;
5	a dead node;
6	a non-terminal left spare or sentinel node; and
7	a non-terminal right spare or sentinel node.
1	37. The deque representation of claim 33, wherein the synchronization
2	operation employed by each one of the access operations is selected from the set of:
3	a Double Compare And Swap (DCAS) operation; and
4	an N-way Compare And Swap (NCAS) operation.
1	38. The deque representation of claim 33, wherein the synchronization
2	operation employed by each one of the access operations employs transactional
3	memory.
1	39. The deque representation of claim 33,

2	wherein the synchronization operation employed by each one of the access
3	operations is not necessarily the same.
1	40. The deque representation of claim 32,
2	wherein the spare node maintenance operations include add-type spare node
3	operations.
1	41. The deque representation of claim 32,
2	wherein the spare node maintenance operations include both add-type and
3	remove-type spare node operations.
1	42. The deque representation of claim 33,
2	wherein the spare node maintenance operations include a remove-type spare
3	node operation operable at a chop point; and
4	wherein left and right variants of the distinguishing value are themselves
5	distinguishable.
1	43. The deque representation of claim 33,
2	wherein the spare node maintenance operations operate on the list at
3	respective target nodes; and
4	wherein each of the spare node maintenance operations includes a
5	synchronization operation to ensure linearizable modification of a
6	pointer to the respective target node and corresponding value storage,
7	despite concurrent execution of conflicting ones of the access and
8	spare node maintenance operations.
1	44. The deque representation of claim 32,
2	wherein at least the nodes are allocated from a garbage-collected memory
3	space.
1	45. A method of managing access to elements of a sequence encoded in a
2	linked-list susceptible to concurrent accesses to one or both ends of the sequence, the
3	method comprising:
	$\mathbf{r} \in \mathcal{C}$

4	encoding the sequence using a subset of nodes of the linked-list, the linked-list
5	including spare nodes at at least one end of the subset of sequence
6	encoding nodes;
7	mediating the concurrent accesses using a linearizable synchronization
8	operation operable on an end-of-sequence identifier and a
9	corresponding node value, wherein node values distinguish between
10	sequence encoding nodes and spare nodes; and
11	in response to a depletion of the spare nodes, adding one or more additional
12	nodes to the linked-list.
1	46. The method of claim 45, further comprising:
2	in response to an excess of the spare nodes, removing one or more of the spare
3	nodes from the linked-list.
1	47. The method of claim 45,
2	wherein the node values further distinguish between terminal nodes and spare
3	nodes.
1	48. The method of claim 45,
2	wherein the sequence is susceptible to access at both ends thereof, and
3	wherein the node values further distinguish spare nodes at one end from those
4	at the other.
4	40 771 4 1 5 1 1 4 5
1	49. The method of claim 45,
2	wherein the sequence encoding nodes represent a double ended queue (deque);
3	wherein the concurrent accesses include add and remove operations at each
4	end of the deque; and
5	wherein the adding of one or more additional nodes is performed at each end
6	of the deque in response to a depletion of the spare nodes at that
7	respective end of the deque.

wherein the sequence encoding nodes represent a stack;

2

3	wherein the concurrent accesses include add and remove operations at a top-
4	end of the stack; and
5	wherein the adding of one or more additional nodes is performed at the top-
6	end in response to a depletion of the spare nodes at the top-end.
1	51. The method of claim 45,
2	wherein the sequence encoding nodes represent a queue;
3	wherein the concurrent accesses include add and remove operations at
4	respective ends of the queue.
1	52. The method of claim 45, wherein the concurrent accesses include less
2	than all of:
3	a first-end add operation;
4	a first-end remove operation;
5	a second-end add operation; and
6	a second-end remove operation.
1	53. The method of claim 45,
2	wherein a subset of the concurrent accesses are performed only by a single
3	process or processor.
1	54. The method of claim 45,
2	wherein at least some instances of the linearizable synchronization operation
3	include a double compare and swap (DCAS) operation.
1	55. The method of claim 45,
2	wherein at least some instances of the linearizable synchronization operation
3	employ transactional memory.
1	56. A concurrent shared object representation encoded in one or more

2

3 4

5	a pair of shared variables that identify respective left and right sentinel ones of
6	the nodes, each encoding a distinguishing value;
7	a sequence of zero or more values encoded using respective ones, zero or
8	more, of the nodes linked between the left and right sentinel nodes in
9	the list;
10	spare ones of the nodes beyond either or both of the left and right sentinel
11	nodes in the list;
12	access operations defined for access to opposing ends of the sequence; and
13	spare node maintenance operations defined to add additional spare nodes to
14	and remove excess spare nodes from the list,
15	wherein concurrent operation of competing ones of the access and spare node
16	maintenance operations is mediated by linearizable synchronization
17	operations.
1	57. A computer program product encoded in at least one computer readable
2	medium, the computer program product comprising:
3	functional sequences implementing left- and right-end access operations and at
4	least one spare node maintenance operation on a double-ended
5	concurrent shared object instantiable as a doubly-linked list of nodes,
6	including an interior subset thereof encoding a double-ended sequence,
7	left and right sentinel nodes immediately adjacent the interior subset,
8	and one or more spare nodes beyond each of the left and right sentinel
9	nodes,
10	wherein instances of the functional sequences are concurrently executable by
11	plural execution units and each include a linearizable synchronization
12	operation to mediate competing executions of the functional
13	sequences.
1	58. The computer program product of claim 57, wherein the spare node
2	maintenance operations include:
3	both add- and remove-type operations.

1	59. The computer program product of claim 57, wherein the access operations
2	include:
3 -	the left- and right-end remove-type operations; and
4	at least one insert-type operation.
1	60. The computer program product of claim 57, wherein the access operations
2	include:
3	the left- and right-end insert-type operations; and
4	at least one remove-type operation.
1	61. The computer program product of claim 57, wherein the access operations
2	include left- and right-end push and pop operations.
1	62. The computer program product of 57,
2	wherein the at least one computer readable medium is selected from the set of
3	a disk, tape or other magnetic, optical, or electronic storage medium
4	and a network, wireline, wireless or other communications medium.
1	63. An apparatus comprising:
2	plural processors;
3	one or more stores addressable by the plural processors;
4	left and right identifiers accessible to each of the plural processors for
5	identifying a double-ended sequence represented by an interior subset
6	of nodes of a doubly-linked list encoded in the one or more stores, the
7	doubly-linked list including left and right sentinel nodes immediately
8	adjacent the interior subset and one or more spare nodes beyond each
9	of the left and right sentinel nodes; and
10	means for coordinating competing left- and right-end access operations and at
l 1	least one spare node maintenance operation on the list, the
12	coordinating means employing instances of a linearizable
13	synchronization operation and distinguishing node value encodings.
1	64. The apparatus of claim 63,

2 means for explicitly reclaiming a node severed from the list.